





Electronic Circuits

Lecture 5.2: FET Amplifiers


Basic FET Amplifiers



Common Source




Common Drain
(Source Follower)



Common Gate


Basic FET Amplifiers (AC Equivalents)



FET Transconductance Factor


$$g_m = y_{fs} = \frac{\Delta I_D}{\Delta V_{GS}} = g_{m0} \left[1 - \frac{V_{GS}}{V_P} \right] = g_{m0} \sqrt{\frac{I_D}{I_{DSS}}}, \quad g_{m0} = \frac{2I_{DSS}}{|V_P|}$$

JFET or D-MOSFET Fixed-Bias Configuration (No-Load)




Input Impedance	$Z_i = R_G$	
Output Impedance	$Z_o = R_D \parallel r_d$	$Z_o \cong R_D \quad (r_d \geq 10R_D)$
Voltage Gain	$A_v = -g_m (r_d \parallel R_D)$	$A_v \cong -g_m R_D \quad (r_d \geq 10R_D)$

JFET or D-MOSFET Self-Bias Configuration Bypassed RS (No-Load)




Input Impedance	$Z_i = R_G$	
Output Impedance	$Z_o = R_D \parallel r_d$	$Z_o \cong R_D \quad (r_d \geq 10R_D)$
Voltage Gain	$A_v = -g_m (r_d \parallel R_D)$	$A_v \cong -g_m R_D \quad (r_d \geq 10R_D)$

FET or D-MOSFET Self-Bias Configuration Unbypassed RS (No-Load)




Input Impedance	$Z_i = R_G$	
Output Impedance	$Z_o = \frac{\left[1 + g_m R_S + \frac{R_S}{r_d}\right]}{\left[1 + g_m R_S + \frac{R_S}{r_d} + \frac{R_D}{r_d}\right]} R_D$	$Z_o = R_D \quad (r_d \geq 10R_D \text{ or } r_d = \infty \Omega)$
Voltage Gain	$A_v = -\frac{g_m R_D}{1 + g_m R_S + \frac{R_D + R_S}{r_d}}$	$A_v = -\frac{g_m R_D}{1 + g_m R_S} \quad [r_d \geq 10(R_D + R_S)]$

JFET or D-MOSFET Voltage-Divider Bias Configuration (No-Load)




Input Impedance	$Z_i = R_1 \parallel R_2$	
Output Impedance	$Z_o = R_D \parallel r_d$	$Z_o \cong R_D \quad (r_d \geq 10R_D)$
Voltage Gain	$A_v = -g_m (r_d \parallel R_D)$	$A_v \cong -g_m R_D \quad (r_d \geq 10R_D)$

FET or D-MOSFET Common-Gate Configuration (No-Load)




Input Impedance	$Z_i = R_S \parallel \left[\frac{r_d + R_D}{1 + g_m r_d} \right]$	$Z_i \cong R_S \parallel \frac{1}{g_m} \quad (r_d \geq 10R_D)$
Output Impedance	$Z_o = R_D \parallel r_d$	$Z_o \cong R_D \quad (r_d \geq 10R_D)$
Voltage Gain	$A_v = \frac{g_m R_D + \frac{R_D}{r_d}}{1 + \frac{R_D}{r_d}}$	$A_v \cong g_m R_D \quad (r_d \geq 10R_D)$

JFET Self-Bias Configuration Bypassed RS (with R_SIG and R_L)




	Without r_d	With r_d
Input Impedance	$Z_i = R_G$	$Z_i = R_G$
Output Impedance	$Z_o = R_D$	$Z_o = R_D \parallel r_d$
Voltage Gain	$A_{vL} = -g_m (R_D \parallel R_L)$	$A_{vL} = -g_m (R_D \parallel R_L \parallel r_d)$

JFET Self-Bias Configuration Unbypassed R_S (with R_{SIG} and R_L)




	Without r_d	With r_d
Input Impedance	$Z_i = R_G$	$Z_i = R_G$
Output Impedance	$Z_o = \frac{R_D}{1 + g_m R_S}$	$Z_o \cong \frac{R_D}{1 + g_m R_S}$
Voltage Gain	$A_{vL} = -\frac{g_m (R_D \parallel R_L)}{1 + g_m R_S}$	$A_{vL} = -\frac{g_m (R_D \parallel R_L)}{1 + g_m R_S + \frac{R_D + R_S}{r_d}}$

JFET Voltage-Divider Bias Configuration (with R_{SIG} and R_L)




	Without r_d	With r_d
Input Impedance	$Z_i = R_1 \parallel R_2$	$Z_i = R_1 \parallel R_2$
Output Impedance	$Z_o = R_D$	$Z_o = R_D \parallel r_d$
Voltage Gain	$A_{vL} = -g_m (R_D \parallel R_L)$	$A_{vL} = -g_m (R_D \parallel R_L \parallel r_d)$

JFET AC Analysis: Common-Gate Configuration (with R_{SIG} and R_L)



	Without r_d	With r_d
Input Impedance	$Z_i = \frac{R_S}{1 + g_m R_S}$	$Z_i = \frac{R_S}{1 + \frac{g_m r_d R_S}{r_d + (R_D \parallel R_L)}}$
Output Impedance	$Z_o = R_D$	$Z_o = R_D \parallel r_d$
Voltage Gain	$A_{vL} = g_m (R_D \parallel R_L)$	$A_{vL} \cong g_m (R_D \parallel R_L)$

E-MOSFET Voltage-Divider Bias Configuration (No load)



Input Impedance	$Z_i = R_1 \parallel R_2$	
Output Impedance	$Z_o = R_D \parallel r_d$	$Z_o \cong R_D \quad (r_d \geq 10R_D)$
Voltage Gain	$A_v = -g_m (r_d \parallel R_D)$	$A_v \cong -g_m R_D \quad (r_d \geq 10R_D)$



Thanks for
listening 😊

YALÇIN İŞLER

Assoc. Prof.